# New cascaded multilevel inverter topology with minimum number of switches 

Ebrahim Babaei *, Seyed Hossein Hosseini<br>Faculty of Electrical and Computer Engineering, University of Tabriz, Iran

## A R T I C L E I N F O

## Article history:

Received 29 November 2008
Accepted 29 June 2009
Available online 28 July 2009

## Keywords:

Multilevel inverter
Cascaded multilevel inverter
Sub-multilevel inverter
Full-bridge
H-bridge


#### Abstract

In this paper, a new topology of cascaded multilevel inverter using a reduced number of switches, insulated gate driver circuits and voltage standing on switches is proposed. The proposed topology results in reduction of installation area and cost and has simplicity of control system. This structure consists of series connected sub-multilevel inverters blocks. Three algorithms for determination of magnitudes of dc voltage sources have been presented, too. Validity of the analysis has been proved by simulation and experimental results.


Crown Copyright © 2009 Published by Elsevier Ltd. All rights reserved.

## 1. Introduction

A multilevel inverter is a power electronic system that synthesizes a desired output voltage from several levels of dc voltages as inputs. Recently, multilevel power conversion technology has been developing the area of power electronics very rapidly with good potential for further developments. The most attractive applications of this technology are in the medium to high voltage ranges.

The concept of utilizing multiple small voltage levels to perform power conversion was presented by a MIT researcher [1,2]. Advantages of this multilevel approach include good power quality, good electro-magnetic compatibility, low switching losses and high voltage capability.

The first introduced topology is the series H-bridge design [1]. This was followed by the diode-clamped inverter [2-4] which utilizes a bank of series capacitors to split the dc bus voltage. The flying-capacitor (or capacitor clamped) [5] topology followed diode-clamped after few years, instead of series connected capacitors, this topology uses floating capacitors to clamp the voltage levels. Another multilevel design, slightly different from the previous one, involves parallel connection of inverter phases through interphase reactors [6]. In this design the semiconductors must block the entire voltage, but share the load current. Also, several combinatorial designs have emerged [7], implemented cascading the fundamental topologies [8-12]; they are called hybrid topologies. These designs can create power quality for a given number of

[^0]semiconductor devices higher than the fundamental topologies alone due to a multiplying effect of the number of levels [13]. Also, some soft-switching methods can be implemented for different multilevel inverters to reduce the switching loss and to increase efficiency [14,15]. Recently, several multilevel inverter topologies have been developed [16-19].

Unfortunately, multilevel inverters have some disadvantages. One particular disadvantage is the great number of power semiconductor switches needed. Although low voltage rate switches can be utilized in a multilevel inverter, each switch requires a related gate driver circuits. This may cause the overall system to be more expensive and complex. So, in practical implementation, reducing the number of switches and gate driver circuits is very important.

This paper suggests a new topology for cascaded multilevel inverters with a high number of steps associated with a low number of switches and gate driver circuits for switches. In addition, for producing all levels (odd and even) at the output voltage, three procedures for calculating the required dc voltage sources are proposed. Finally, the paper includes simulation and experimental results to prove the feasibility of the proposed multilevel inverter.

## 2. Conventional cascaded multilevel inverters

The full-bridge topology with four switches is used to synthesize a three-level square-wave output voltage waveform. The cascaded multilevel inverter consists of series connections of $n$ fullbridge topology. Fig. 1 shows the configuration of cascaded multilevel inverter. The overall output voltage of multilevel inverter is given by:


Fig. 1. Configuration of cascaded multilevel inverter.
$v_{0}=v_{0,1}+v_{0,2}+\cdots+v_{0, n}$
If all dc voltage sources in Fig. 1 equal to $V_{\mathrm{dc}}$, the inverter is known as symmetric multilevel inverter. The effective number of output voltage steps ( $N_{\text {step }}$ ) in symmetric multilevel inverter may be related to the number of full-bridges ( $n$ ) by:
$N_{\text {step }}=2 n+1$
and the maximum output voltage $\left(V_{o, \max }\right)$ of this $n$ cascaded multilevel inverter is:
$V_{o, \text { max }}=n \times V_{\mathrm{dc}}$
To provide a large number of output steps without increasing the number of inverters, asymmetric multilevel inverters can be used. In [20,21], the dc voltages sources are proposed to be chosen according to a geometric progression with a factor of two or three. For $n$ cascaded multilevel inverters, the number of voltage steps is given as follows:
$N_{\text {step }}=2^{n+1}-1 \quad$ if $V_{j}=2^{j-1} V_{\text {dc }} \quad$ for $j=1,2, \ldots, n$
$N_{\text {step }}=3^{n} \quad$ if $V_{j}=3^{j-1} V_{\text {dc }} \quad$ for $j=1,2, \ldots, n$
The maximum output voltages of these $n$ cascaded multilevel inverters are:
$V_{o, \max }=\left(2^{n}-1\right) V_{\mathrm{dc}} \quad$ if $V_{j}=2^{j-1} V_{\mathrm{dc}} \quad$ for $j=1,2, \ldots, n$
$V_{o, \max }=\left(\frac{3^{n}-1}{2}\right) V_{\mathrm{dc}} \quad$ if $V_{j}=3^{j-1} V_{\mathrm{dc}} \quad$ for $j=1,2, \ldots, n$
Comparing the Eqs. (2)-(7), it can be seen that the asymmetric multilevel inverters can generate more voltage steps and higher maximum output voltage with the same number of bridges.

## 3. Suggested topology

Fig. 2 shows the suggested basic unit for a sub-multilevel inverter. This consists of a capacitor (with dc voltage equal to $V_{\mathrm{dc}}$ ) with two switches $S_{1}$ and $S_{2}$. Table 1 indicates the values of $v_{0}$ for states of switches $S_{1}$ and $S_{2}$. It is clear that both switches $S_{1}$ and $S_{2}$ can not


Fig. 2. Suggested basic unit for a sub-multilevel inverter.

Table 1
Values of $v_{o}$ for states of switches $S_{1}$ and $S_{2}$.

| State | Switches states |  |  |
| :--- | :--- | :--- | :--- |
|  | $S_{1}$ | $S_{2}$ | $v_{o}$ |
| 1 | On | Off | $V_{\text {dc }}$ |
| 2 | Off | On | 0 |

be on simultaneously because a short circuit across the voltage $V_{\mathrm{dc}}$ would be produced. It is noted that two values can be achieved for $v_{0}$. The basic unit shown in Fig. 2 can be cascaded as shown in Fig. 3.

Although this topology requires multiple dc sources, in some systems they may be available through renewable energy sources such as photovoltaic panels or fuel cells or with energy storage devices such as capacitors or batteries. When ac voltage is already available, multiple dc sources can be generated using isolated transformers and rectifiers [22].

The overall output voltage of the suggested cascaded multilevel inverter is given by Eq. (1). Table 2 shows the values of $v_{0}$ for state of switches $S_{1}, S_{2}, \ldots, S_{2 n-1}, S_{2 n}$. As can be seen, $2^{n}$ different values can be obtained for $v_{0}$. Fig. 4 shows a 5 -level typical output


Fig. 3. Cascaded basic units.

Table 2
Values of $v_{0}$ for state of switches.

| State | Switches states |  |  |  |  |  |  |  |  |  |  |  | $v_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | $S_{1}$ | $S_{2}$ | $S_{3}$ | $S_{4}$ | $\ldots$ | $S_{2 n-1}$ | $S_{2 n}$ |  |  |  |  |  |  |
| 1 | Off | On | Off | On | $\ldots$ | Off | On | 0 |  |  |  |  |  |
| 2 | On | Off | Off | On | $\ldots$ | Off | On | $v_{1}$ |  |  |  |  |  |
| 3 | Off | On | On | Off | $\cdots$ | Off | On | $v_{2}$ |  |  |  |  |  |
| 4 | On | Off | On | Off | $\cdots$ | Off | On | $V_{1}+V_{2}$ |  |  |  |  |  |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\cdots$ | $\vdots$ | $\vdots$ | $\vdots$ |  |  |  |  |  |
| $2^{n}$ | On | Off | On | Off | $\cdots$ | On | Off | $\sum_{i=1}^{n} v_{1}$ |  |  |  |  |  |



Fig. 4. Typical output waveform of 5-level.
waveform of the proposed multilevel inverter. As this figure shows, the output voltage for all times has zero or positive value.

In the following, we propose three different methods for determination of magnitudes of dc voltage sources which are used in the proposed multilevel inverter. It is worth noting that by all proposed methods, every number of output voltage steps (even and odd) can be produced.

### 3.1. First method

If all dc voltage sources in Fig. 3 equal to $V_{\mathrm{dc}}$, the inverter is then known as symmetric multilevel inverter. The number of maximum output voltage steps of the $n$ series basic units can be evaluated by:
$N_{\text {step }}=n+1$
The reason for using the term "maximum" is that it is possible to have an equal value for $v_{o}$ over different states of the switches. The maximum output voltage is given by:
$V_{o, \text { max }}=n \times V_{\mathrm{dc}}$

### 3.2. Second method

The second method for determination of the magnitudes of dc voltage sources is in binary fashion which gives an exponential increasing in the number of the overall output levels. For $n$ series basic units, with dc voltage levels varying in binary fashion, the number of maximum output voltage steps and maximum output voltage are calculated by Eqs. (10) and (6), respectively.

$$
\begin{equation*}
N_{\text {step }}=2^{n} \tag{10}
\end{equation*}
$$

### 3.3. Third method

In the third method, the dc voltage sources in the proposed multilevel inverters are suggested to be chosen according to the following equations:
$V_{1}=V_{\mathrm{dc}}$
$V_{j}=2 V_{\mathrm{dc}} \quad$ for $j=2,3,4, \ldots, n$
The number of maximum output voltage steps can be determined by the following equation:
$N_{\text {step }}=2 n$
The maximum output voltage of this $n$ cascaded multilevel inverter is:
$V_{o, \text { max }}=(2 n-1) V_{\mathrm{dc}}$

## 4. Extended structure

The multilevel proposed in Fig. 3, only can generate the positive output voltages. For generating both of the positive and negative output voltages, the structure shown in Fig. 5 is proposed. In this


Fig. 5. The proposed structure for generating both of the positive and negative output voltages.
figure, the full-bridge topology added to the output terminals of the circuit shown in Fig. 3. The direction of load current and voltage are as shown in Fig. 5. It is clear that both switches $S_{1}^{\prime}$ and $S_{4}^{\prime}$ (or $S_{2}^{\prime}$ and $S_{3}^{\prime}$ ) can not be on simultaneously because a short circuit across the voltage $v_{o}$ would be produced. There are four defined switch states as shown in Table 3. Fig. 6 shows a 9-level typical output waveform of the proposed multilevel inverter. The switches $S_{1}^{\prime}$ and $S_{2}^{\prime}$ are fired together and conduct for $0<t<T$. At $t=T$, the switches $S_{1}^{\prime}$ and $S_{2}^{\prime}$ are turned off and the switches $S_{3}^{\prime}$ and $S_{4}^{\prime}$ are turned on. Thus $S_{3}^{\prime}$ and $S_{4}^{\prime}$ conduct for the duration $T<t<2 T$. For this duration, the direction of $v_{L}$ is opposite to $v_{o}$ as shown in

Table 3
Switches states for a full-bridge.

| State | Switches states |  |  |  | $v_{L}$ | Components conducting |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $S_{1}^{\prime}$ | $S_{2}^{\prime}$ | $S_{3}^{\prime}$ | $S_{4}^{\prime}$ |  |  |
| 1 | On | On | Off | Off | $v_{0}$ | $T_{1}$ and $T_{2}$ if $i_{L}>0$ <br> $D_{1}$ and $D_{2}$ if $i_{L}<0$ <br> 2 |
| Off | Off | On | On | $-v_{o}$ | $D_{3}$ and $D_{4}$ if $i_{L}>0$ <br> $T_{3}$ and $T_{4}$ if $i_{L}<0$ <br> $T_{1}$ and $D_{3}$ if $i_{L}>0$ <br> $D_{1}$ and $T_{3}$ if $i_{L}<0$ <br> 3 | On |
| Off | On | Off | 0 | $D_{4}$ and $T_{2}$ if $i_{L}>0$ |  |  |
| $T_{4}$ and $D_{2}$ if $i_{L}<0$ |  |  |  |  |  |  |



Fig. 6. Typical output waveform of 9-level.

Fig. 6 and the negative half of output waveform is obtained. Diodes $D_{1}-D_{4}$ act as freewheeling operation.

In the topology shown in Fig. 5, the number of maximum output voltage steps for three methods mentioned in Section 3 is given by the following equations, respectively:

First method:
$N_{\text {step }}=2 n+1$
Second method:
$N_{\text {step }}=2^{n+1}-1$
Third method:
$N_{\text {step }}=4 n-1$

## 5. Comparison of the suggested structure with conventional cascaded multilevel inverter

The main purpose of this paper is reduction of the components of the cascaded multilevel inverters. Each switch in the suggested topology is composed of one insulated-gate bipolar transistor (IGBT) and one anti-parallel diode. Also, each switch requires one gate driver as shown in Fig. 7. Fig. 7 shows the isolator and driver circuit of each switch. This circuit consists of an opto-isolator, a schmit trigger and a buffer. Each switch in the inverter requires an isolated driver circuit. The isolation can be provided using either pulse transformers or opto-isolators. Opto-isolators can work in a wide range of input signal pulse width, but a separate isolated power supply is required for each switching device. The opto-isolator based gate driver circuit is used in prototype.

Another important problem in inverters is the ratings of switches. In other word, voltage and current ratings of the switches in a multilevel inverter play important roles on the cost and realization of the inverter. In the proposed topology, the currents of all switches are equal with the rated current of the load. This is, however, not the case for the voltage. Suppose that the peak inverse voltage (PIV) of all switches is represented by:
PIV $=\sum_{j=1} V_{\text {switch }, j}$
In the above equation, $V_{\text {switch }, j}$ represents the peak inverse voltage of the $j$ th switch. Therefore, the Eq. (18) can be considered as a criterion for comparison of different topologies from the maximum


Fig. 7. Gate driver circuit for a switch.
Table 4
Comparison of power component requirements among conventional cascaded multilevel inverters.

|  | Symmetrical | Symmetrical |  |
| :---: | :---: | :---: | :---: |
|  |  | Binary | Trinary |
| Maximum output voltage | $V_{\text {dc }}\left(\frac{N_{\text {step }}-1}{2}\right)$ | $V_{\text {dc }}\left(\frac{N_{\text {step }}-1}{2}\right)$ | $V_{\text {dc }}\left(\frac{N_{\text {step }}-1}{2}\right)$ |
| Number of switches, IGBTs and gate drivers | $2\left(N_{\text {step }}-1\right)$ | $4\left[\frac{\ln \left(N_{\text {sep }}+1\right)}{\ln 2}-1\right]$ | $\frac{4 \ln N_{\text {step }}}{\ln 3}$ |
| Number of capacitors | $\frac{N_{\text {step }}-1}{2}$ | $\frac{\ln \left(N_{\text {step }}+1\right)}{\ln 2}-1$ | $\frac{\ln N_{\text {step }}}{\ln 3}$ |
| Variety of magnitudes of dc voltage sources | 1 | $\frac{\ln \left(N_{\text {step }}+1\right)}{\ln 2}-1$ | $\frac{\ln N_{\text {step }}}{\ln 3}$ |
| Standing voltage | $2 V_{\text {dc }}\left(N_{\text {step }}-1\right)$ | $2 V_{\text {dc }}\left(N_{\text {step }}-1\right)$ | $2 V_{\text {dc }}\left(N_{\text {step }}-1\right)$ |

Table 5
Comparison of power component requirements for suggested multilevel inverter.

|  | First method | Second method | Third method |
| :---: | :---: | :---: | :---: |
| Maximum output voltage | $V_{\text {dc }}\left(\frac{N_{\text {step }}-1}{2}\right)$ | $V_{\mathrm{dc}}\left(\frac{N_{\text {step }}-1}{2}\right)$ | $V_{\mathrm{dc}}\left(\frac{N_{\text {step }}-1}{2}\right)$ |
| Number of switches, IGBTs and gate drivers | $N_{\text {step }}+3$ | $\frac{2 \ln \left[2\left(N_{\text {step }}+1\right)\right]}{\ln 2}$ | $\frac{N_{\text {step }}+9}{2}$ |
| Number of capacitors | $\frac{N_{\text {step }}-1}{2}$ | $\frac{\ln \left(N_{\text {step }}+1\right)}{\ln 2}-1$ | $\frac{N_{\text {ste } p}+1}{4}$ |
| Variety of magnitudes of dc voltage sources | 1 | $\frac{\ln \left(N_{\text {step }}+1\right)}{\ln 2}-1$ | 2 |
| Standing voltage on $S_{1}-S_{2 n}$ | $V_{\text {dc }}\left(N_{\text {step }}-1\right)$ | $V_{\text {dc }}\left(N_{\text {step }}-1\right)$ | $V_{\text {dc }}\left(N_{\text {step }}-1\right)$ |
| Standing voltage on $S_{1}^{\prime}-S_{4}^{\prime}$ | $2 V_{\text {dc }}\left(N_{\text {step }}-1\right)$ | $2 V_{\text {dc }}\left(N_{\text {step }}-1\right)$ | $2 V_{\text {dc }}\left(N_{\text {step }}-1\right)$ |
| Standing voltage on all of the switches | $3 V_{\text {dc }}\left(N_{\text {step }}-1\right)$ | $3 V_{\text {dc }}\left(N_{\text {step }}-1\right)$ | $3 V_{\text {dc }}\left(N_{\text {step }}-1\right)$ |

voltage standing on the switches [23]. In the proposed inverter, the voltage standing on switches in Fig. 3 for the suggested three methods is given by the following equation:
PIV $=V_{\text {dc }}\left(N_{\text {step }}-1\right)$
Lower criterion indicates that a small voltage is applied at the terminal of the switches of the topology.

Tables 4 and 5 compare the power component requirements among the conventional and suggested multilevel inverters for the same number of the output voltage steps, respectively. It is necessary to notice that the number of components is integers. Thus, if an integer number has not been obtained, the nearest integer number is certainly the proposed solution. Figs. 8-10 show the results of the comparison of the conventional and suggested cascaded multilevel inverters from different points of review.

Fig. 8 compares the standing voltage on switches $S_{1}-S_{2 n}$ in suggested topology as shown in Fig. 5 with the conventional topology. This figure shows that the standing voltage on switches $S_{1}-S_{2 n}$ in the suggested topology is less than the conventional topology for realizing $N_{\text {step }}$ voltages for output. It is important to mention that the suggested topology needs to four switches $\left(S_{1}^{\prime}-S_{4}^{\prime}\right)$ with the high capability of the standing voltage according to the Table 5.

Fig. 9 compares the number of switches (IGBTs and gate drivers) in the topology recommended in this paper with the conventional topology. As this figure shows, the suggested topology needs fewer switches for realizing $N_{\text {step }}$ voltages for output. This point reduces the installation area, the number of the gate driver circuits. Therefore, the cost of the suggested topology is less than the conventional topology for realizing $N_{\text {step }}$ voltages for output. It is important to note the number of IGBTs and the main diodes is the same.

One of the important problems for asymmetric multilevel inverters is the variety of the magnitudes of dc voltage sources.


Fig. 8. Comparison of the standing voltage on switches $S_{1}-S_{2 n}$ to realize $N_{\text {step }}$ voltages in the suggested structure and conventional cascaded inverter.


Fig. 9. Comparison of the required number of switches to realize $N_{\text {step }}$ voltages.


Fig. 10. Comparison of the variety of the magnitudes of dc voltage sources to realize $N_{\text {step }}$ voltages.

As Fig. 10 shows, the variety of the magnitudes of dc voltage sources in asymmetric state of the suggested topology (second
method) is less than the recommended methods in conventional topology.

## 6. Simulation and experimental results

To examine the performance of the proposed multilevel inverter in the generation of a desired output voltage waveform, a prototype is simulated and implemented based on the proposed topology according to that one shown in Fig. 11. The PSCAD software has been used for simulation. The multilevel shown in Fig. 11 is a 11 -level multilevel inverter and can generate staircase waveform with maximum 100 V on output. The load is a series $\mathrm{R}-\mathrm{L}$ with magnitudes $70 \Omega$ and 55 mH , respectively.

There are several modulation strategies for multilevel inverters [12,24-28]. In this work, the fundamental frequency switching technique has been used. The benefit of the fundamental frequency switching method is its low switching frequency compared to the other control methods [25]. Table 6 shows the ON switches lookup table and Fig. 12 shows the control block diagram of the inverter. Note that there are different switching patterns for producing the zero level, and in Table 6 only one of them is shown. The main


Fig. 11. 11-Level multilevel inverter (according to first method).

Table 6
ON switches look-up table.

| $v_{L}[p u](20 V=1 p u)$ | -5 | $\ldots$ | -1 | 0 | 1 | $\ldots$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Switches states |  |  |  |  |  |  |
| $S_{1}$ | On |  | On | Off | On |  |
| $S_{2}$ | Off |  | Off | Off | Off |  |
| $S_{3}$ | On |  | Off | Off | Off |  |
| $S_{4}$ | Off |  | On | Off | Onf |  |
| $S_{5}$ | On |  | Off | Off | Off |  |
| $S_{6}$ | Off |  | On | Off | On | Off |
| $S_{7}$ | On |  | Off | Off | Off | On |
| $S_{8}$ | Off |  | On | Off | On | Off |
| $S_{9}$ | On | Off | Off | Off | On |  |
| $S_{10}$ | Off | On | Off | On | On |  |
| $S_{1}^{\prime}$ | Off | Off | On | On | Off |  |
| $S_{2}^{\prime}$ | Off | Off | Off | On | On |  |
| $S_{3}^{\prime}$ | On | On | On | Off |  | On |
| $S_{4}^{\prime}$ | On | On | Off | Off | Off |  |



Fig. 12. Control block diagram.
idea in the control strategy is to deliver to the load a voltage that minimizes the error with respect to the reference voltage. It is important to note that the calculation of optimal switching angles for different goals such as elimination of the selected harmonics and minimizing total harmonic distortion (THD) are not the objective of this work.

The IGBTs of the prototype are BUP306D with internal anti-parallel diodes. The 89C52 microcontroller by ATMEL Company has been used to generate the switching patterns.

Fig. 13 shows the measured output voltage waveform. This is a 60 Hz staircase waveform with amplitude 100 V . As it can be seen, the results verify the ability of proposed inverter in generation of desired output voltage waveform.

Figs. 14 and 15 show the simulation results of output voltage and current. Comparing the Figs. 13 and 14 shows the experimental result corresponds very well with the simulation. The Fourier series expansion of the (stepped) output voltages waveform of the multilevel inverter as shown in Fig. 14 is made up from a fun-


Fig. 15. Output current ( $i_{L}$ ).
damental frequency sine wave and an infinite number of odd harmonics [29]. As can be seen from the waveforms, the output current is almost sinusoidal. Since the load of the inverters is almost a low pass filter ( $\mathrm{R}-\mathrm{L}$ ), then the output currents contain less high order harmonics than the output voltages. For this example, the THDs of the output voltage and current based on simulation are $5.2 \%$ and $0.7 \%$, respectively. To generate a desired output with best quality of the waveform, the number of the voltage steps should be increased.

Fig. 16 shows the output voltage of different units. Each unit generates a quasi-square waveform. As this figure shows, the output voltage of each unit for all times has zero or positive values.

Fig. 17 shows input voltage of the full-bridge. As this figure shows the input voltage of the full-bridge has zero or positive values. This is because the ac output of each unit is connected in series


Fig. 13. Measured output voltage (by $10: 1$ probe) ( $v_{L}$ ).


Fig. 14. Simulated output voltage $\left(v_{L}\right)$.


Fig. 16. Output voltage of units.


Fig. 17. Input voltage of the full bridge ( $v_{o}$ ).
such that the synthesized voltage waveform is the sum of the outputs of the units.

The standing voltages of the switches $S_{1}-S_{10}$ and the switches of the full-bridge $\left(S_{1}^{\prime}-S_{4}^{\prime}\right)$ in Fig. 11 are 200 V and 400 V , respectively.

## 7. Conclusions

A new configuration of cascaded multilevel inverter has been proposed. The suggested topology needs fewer switches and gate driver circuits with minimum standing voltage on switches for realizing $N_{\text {step }}$ for the load. Therefore, the proposed topology results in reduction of installation area and cost and has simplicity of control system. Also, three procedures have been presented for determination of the magnitudes of the dc voltage sources. The operation and performance of the proposed multilevel inverter has been verified on a single-phase 11-level multilevel inverter prototype.

## References

[1] Baker RH. Electric power converter. US Patent 03-867-643; February 1975.
[2] Baker RH. High-voltage converter circuit. US Patent 04-203-151; May 1980.
[3] Nabae A, Takahashi I, Akagi H. A new neutral-point clamped PWM inverter. In: Proceeding of the industry application society conference; 1980. p. 761-6.
[4] Fracchia M, Ghiara T, Marchesini M, Mazzucchelli M. Optimized modulation techniques for the generalized N -level converter. In: Proceeding of the IEEE power electronics specialist conference, vol. 2; 1992. p. 1205-13.
[5] Meynard TA, Foch H. Multi-level conversion: high voltage choppers and voltage source inverters. In: Proceedings of the IEEE power electronics specialist conference, vol. 1; 1992. p. 397-403.
[6] Ogasawara S, Takagali J, Akagi H, Nabae A. A novel control scheme of a parallel current-controlled PWM inverter. IEEE Trans Ind Appl 1992;28(5):1023-30.
[7] Ueda F, Asao M, Tsuboi K. Parallel-connections of pulse width modulated inverters using current sharing reactors. IEEE Trans Power Electron 1995;10(6):673-9.
[8] Stemmler H, Guggenbach P. Configurations of high-power voltage source inverters drives. Proc Eur Conf Power Electron Appl 1993;10(6):7-14.
[9] Kawabata T, Kawabata Y, Nishiyama K. New configuration of high-power inverter drives. In: Proceeding of IEEE international symposium on industrial applications, vol. 2; 1996. p. 7-14.
[10] Corzine KA, Sudholff SD. High state count power converters: an alternate direction in power electronics technology. SAE Trans J Aerospace 1998:124-35 [Section 1].
[11] Baiju MR, Gopakumar K, Mohapatra KK, Somasekhar VT, Umannand L. A high resolution multilevel voltage space phasor generation for an open-end winding induction motor drive. Eur Power Electron Drive J 2003;13(4):29-37.
[12] Corzine KA, Wielebski MW, Peng FZ, Wang J. Control of cascaded multi-level inverters. IEEE Trans Power Electron 2004;19(3):732-8.
[13] Lega A. Multilevel converters: dual two-level inverter scheme. PhD thesis, University of Bologna; 2007.
[14] Song BM, Lai JS. A multilevel soft-switching inverter with inductor coupling. IEEE Trans Ind Appl 2001;37(2):628-36.
[15] Rodriguez J, Lai JS, Peng FZ. Multilevel inverters: survey of topologies, controls, and applications. IEEE Trans Ind Appl 2002;49(4):724-38.
[16] Babaei E, Tarafdar Haque M, Hosseini SH. A novel structure for multilevel converters. In: Proceeding of eighth international conference on electrical machines and systems China, vol. II; 2005. p. 1278-83.
[17] Babaei E, Hosseini SH, Gharehpetian GB, Tarafdar Haque M, Sabahi M. Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology. Elsevier J Electr Power Syst Res 2007;77(8):1073-85.
[18] Babaei E. A cascade multilevel converter topology with reduced number of switches. IEEE Trans Power Electron 2008;23(6).
[19] El-Naggar K, Abdelhamid TH. Selective harmonic elimination of new family of multilevel inverters using genetic algorithms. Elsevier J Energy Convers Manage 2008;49:89-95.
[20] Manjrekar M, Lipo TA. A hybrid multilevel inverter topology for drive application. In: Proceedings of the APEC; 1998. p. 523-9.
[21] Rufer A, Veenstra M, Gopakumar A. Asymmetric multilevel converter for high resolution voltage phasor generation. In: European conference on power electronics and applications, Switzerland; 1999.
[22] Bernadini AD, Marie-Cecile P, Garnier J, Hissel D, Coquery G, Kauffmann JM. Fuel cells multi-stack power architectures and experimental validation of 1 kW parallel twin stack PEFC generator based on high frequency magnetic coupling dedicated to on board power unit. Elsevier J Energy Convers Manage 2008;49:2367-83.
[23] Faiz J, Siahkolah B. New solid-state onload tap-changers topology for distribution transformers. IEEE Trans Power Del 2003;18(1):136-41.
[24] Lu S, Corzine KA, Fikse TK. Advanced control of cascaded multilevel drives based on P-Q theory. In: IEEE international conference on electric machines and drives; 2005. p. 1415-22.
[25] Du Z, Tolbert LM, Chiasson JN. Active harmonic elimination for multilevel converters. IEEE Trans Power Electron 2006;21(2):459-69.
[26] Babaei E, Hosseini SH. Charge balance control methods for asymmetrical cascade multilevel converters. In: Proceeding of international conference on electrical machines and systems, Korea; 2007. p. 74-9.
[27] Dahidah Mohamed SA, Agelidis Vassilios G, Rao Machavaram V. Hybrid genetic algorithm approach for selective harmonic control. Elsevier J Energy Convers Manage 2008;49:131-42.
[28] Khomfoi S, Tolbert LM. Multilevel power converters. Power electronics handbook. Elsevier; 2007, ISBN 978-0-12-088479-7. p. 451-82 [chapter 17].
[29] Al-Othman AK, Abdelhamid TH. Elimination of harmonics in multilevel inverters with non-equal dc sources using PSO. Elsevier J Energy Convers Manage 2009;50:756-64.


[^0]:    * Corresponding author. Address: Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz 51664, Iran. Tel./fax: +98 4113300819.

    E-mail addresses: e-babaei@tabrizu.ac.ir, babaeiebrahim@yahoo.com (E. Babaei), hosseini@tabrizu.ac.ir (S.H. Hosseini).

